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Energy harvesting is an aractive way to power future IoT devices since it can eliminate the need for baery or power cables. However,
harvested energy is intrinsically unstable. While FPGAs have been widely adopted in various embedded systems, it is hard to survive
unstable power since all the memory components in FPGA are based on volatile SRAMs. e emerging non-volatile memory based
FPGAs provide promising potentials to keep conguration data on the chip during power outages. Few works have considered
implementing ecient runtime intermediate data checkpoint on non-volatile FPGAs. To realize accumulative computation under
intermient power on FPGA, this paper proposes a low-cost design framework, Data-Flow-Tracking FPGA (DFT-FPGA), which
utilizes binary counters to track intermediate data ow. Instead of keeping all on-chip intermediate data, DFT-FPGA only targets on
necessary data that is labeled by o-line analysis and identied by an online tracking system. e evaluation shows that compared
with state-of-the-art techniques, DFT-FPGA can realize accumulative computing with less o-line workload and signicantly reduce
online roll-back time and resource utilization.
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1 INTRODUCTION
FPGAs have been widely adopted in various embedded systems that are powered by baeries. However, in the emerging
Internet of ings (IoT)[1–3], which is full of tiny, cost-sensitive, and space constrained widgets, baeries are no longer
an ideal power supply due to poor scalability, recharging and safety concerns. Out of all possible alternatives, energy
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harvesting systems are becoming one of the most promising candidates because they convert ambient energy from their
surroundings. Some of the widely known energy harvesting techniques include Photovoltaics (PV), ermoelectric
generators (TEGs), and Piezoelectric (PZ). A device equipped with these harvesters can utilize the converted energy
directly or recharge its energy storage (e.g. capacitors). e ease of access to power makes it a very competitive power
source for portable devices. However, there are two primary challenges for such energy harvesting systems: unstable
power and low power input.
Even though there are ultra-low power FPGAs such as the Laice iCE40 series, which can work in µW [4], the
unpredictability of available energy renders the power intermient which will interrupt computations. e intermient
power will interrupt computations. In such a condition, long computations may be prohibited since the intermediate
data will be lost and the computation has to start over from the beginning. us, it is essential to preserve the FPGA
conf iдuration data and intermediate data during a power outage. Conf iдuration data keeps the functionality of a
FPGA chip and intermediate data is the data generated during computation. By keeping both, long computations can
be achieved by retrieving a checkpoint aer power resumes.
e non-volatile memory based FPGAs (NV-FPGAs) are natural candidates to address this challenge. With the
substitution of NVMs such as ReRAM, STT-RAM, and PCM for SRAMs, conf iдuration data can be retained locally on
the chip with benets of low leakage power, short critical path, and small area, etc [5–10]. erefore, costs associated
with loading conf iдuration data from o-chip ash memories are avoided when FPGA recovers from a power outage.
In the existing NV-FPGAs and traditional FPGAs, intermediate data is held by registers which consist of volatile
ip-ops (FF). Like conf iдuration data, intermediate data needs to be saved during power is lost or weak in order to
resume system state aer the power comes back. To reserve intermediate data, non-volatile ip-ops (NV-FFs) have
been integrated on processors. Such non-volatile processor freezes all registers data locally on the chip if it is shut
o [11]. e success of NV-FFs in processors makes it a good candidate for FPGA ip-op. However, FPGA’s register
resource is signicantly more than the processor’s and FPGA resource utilization varies design to design. Freezing all
registers on FPGA will waste rare energy in energy harvesting system.
To improve eciency in preserving intermediate data and reducing the roll-back impact from power interrupt,
this paper proposes DFT-FPGA, a data ow tracking methodology on FPGA via High-Level-Synthesis (HLS). As HLS
takes soware functions as inputs and compiles it to Register-Transfer-Level (RTL) design. DFT-FPGA builds data ow
trackers for such functions and a control unit to parse trackers’ status in HLS. With an oine mapping of functions to
trackers, DFT-FPGA can online track the intermediate data inside a function via a tracker. en, instead of all data,
only a set of tracked intermediate data in registers will be locally stored in non-volatile ip-ops. In this way, the cost
to preserve intermediate data can be signicantly reduced. e main contributions of this work are as follows:
• Design of binary counter based tracker framework which tracks data ow in FPGA.
• Design of control unit which stores the mapping of intermediate data and its on-chip physical address.
• Design of an o-line intermediate data to tracker mapping algorithm.
• Design of function split and merge method for DFT-FPGA.
• A demonstration of the performance of NV-FF based FPGA.
• A demonstration of the eciency of FPGA design on representative benchmarks.
e rest of the paper is organized as follows. Section 2 presents FPGA in an energy harvesting system, non-volatile
FPGA, High-Level-Synthesis, and the motivation of DFT-FPGA. Section 3 presents the DFT-FPGA framework. Section 4
presents the function-to-tracker mapping algorithms and Section 5 presents the evaluation results.
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2 PRELIMINARY
We will rst present FPGA in an energy harvesting system in subsection 2.1. en works related to NV-FPGA and
NV-FF architecture will be presented in subsection 2.1.1. e background of High-Level-Synthesis will be introduced in
subsection 2.2 and the motivation of the proposed work will be presented in subsection 2.3.
2.1 FPGA and Energy Harvesting System
FPGA is widely adopted in open eld applications such as wireless network platforms [12–14]. In this application
scenario, the energy harvesting system outperforms other resources such as baery and cable thanks to its perpetual
power supply. In energy harvesting systems, ambient energy such as solar, wind, mechanical strain, ambient radiation,
and human motion can be harvested to power the energy consumer and its peripheral devices. ough energy harvesting
can provide a perpetual power supply, when compared to systems powered by cable, energy harvesting system may only
harvest and supply a small amount of energy. Moreover, the passive energy harvesting approach makes the harvested
energy unpredictable and unreliable. It is observed that small harvesters such as a wrist-worn motion harvester can
provide about 40 µW power with worst-case power outages every 10ms in daily activities [15, 16]. erefore, a device
with the energy harvesting system should not only be able to work in a low-energy mode but also be robust enough
under intermient power.
An energy harvesting system usually consists of an energy source, regulator, capacitor, and energy consumer. A
classical system is shown in Fig. 1. e regulator is a bridge between ambient energy, energy consumer, and an auxiliary
capacitor. Energy consumer is powered by the regulator when harvested energy is sucient. Meanwhile, the capacitor
is fully charged and standby for energy spike or power outage/weak. If the ambient energy becomes weak, the additional
energy from capacitor should sustain the consumer’s rest of work or preserve its current state. As the computation
complexity varies from application to application, the energy needed for each application are dierent. erefore,
preserving the current states are widely adopted in designs [17–19, 19–24]. Moreover, the energy from capacitors is
limited as the size of capacitors in small scale energy harvesting system can be as small as µF and under 5v [19]. For
energy consumers like microcontroller, ASIC, and FPGA, their dynamic power varies from cycle to cycle. Evaluating
and recording the energy from each cycle to the end can be unrealistic as a regular application can be thousands or
even dozens of thousands cycles.
Ambient 
Energy
Voltage
regulator
Energy
Consumer
Auxiliary
Capacitor
start end𝑠𝑡𝑎𝑡𝑒𝑛 𝑠𝑡𝑎𝑡𝑒𝑛+1
start end𝑠𝑡𝑎𝑡𝑒𝑛 𝑠𝑡𝑎𝑡𝑒𝑛+1
start end𝑠𝑡𝑎𝑡𝑒𝑛 𝑠𝑡𝑎𝑡𝑒𝑛+1
(a) Energy harvesting system
(b) Checkpoint for states
Fig. 1. An energy harvesting system.
2.1.1 FPGA architecture. A basic FPGA architecture consists of Congurable Logic Blocks (CLB), Block RAMs
(BRAMs), Connect Boxes (CB), Switch Boxes SB), and Routing Channels which is shown in Fig. 2. Each CLB is an
independent computation group and computation results are transmied via Routing Channels. Switch Boxes redirect
the data in Routing Channels to horizontal or vertical channels. BRAMs in FPGA serve as long-term massive data
storage during computing. In this way, a CLB can reach any other CLB in FPGA. Computation results can be stored in
BRAMs. e breakdown structure of a CLB from Xilinx FPGA is shown in Figure 3 (a). Look Up Table (LUT) is the
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smallest programmable computation unit inside a CLB which is wrapped by Basic Logic Element (BLE). As shown
in this 4-input LUT, the LUT can have dierent logic by changing its mask binary order; dierent combinations of
inputs will lead to dierent results in logic. Each LUT is followed by two ip-ops in a BLE which compose registers
to support sequential logic in high-frequency computation. e registers hold the intermediate results from LUTs
in each clock cycle. en, data is sent out of CLB by Connect Box and this data is routed through Switch Boxes and
Routing Channels. For a specic application, according to its complexity, a number of LUTs, ip-ops, Switch Boxes,
and Routing Channels are selected and activated in FPGA to build its corresponding computation logic and data ow
path. (In Xilinx FPGA, a CLB shown in Fig 3 (a) is named as SLICE and two SLICEs form a physical CLB)
For traditional FPGA, SRAMs are used to build all these components. SRAMs are usually fast but volatile. us, the
intrinsic exibility in reconguring makes an FPGA easily switch between applications. However, conguring data and
computation data is vanishing from the chip when power is lost or weak. In order to keep the data, part of the FPGA
components need to be replaced by non-volatile memory.
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Fig. 2. An overview of FPGA architecture.
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2.1.2 Non-volatile FPGA. e study of non-volatile FPGA has been conducted by Gaillardon, Cong, et, al [25–31].
e existing NV-FPGAs preserve all conguration data on the chip. As the conguration data for LUT, Connect Boxes,
and Switch Boxes are stored in SRAMs bit by bit, by replacing conguration data SRAMs with non-volatile memories
(NVMs) such ReRAM and STT-RAM, the conguration data can be permanently retained on FPGA. ough NVMs
writing and reading speed is slower than SRAMs, it can preserve its data even power is lost.
Figure. 3 shows how the conguration data SRAMs are replaced by NVMs on-chip [25]. In this gure, a SRAM is
represented by a grey block and an NVM is represented by the green block. e LUT conguration data is stored in its
mask which is held by SRAMs. Aer replacing the SRAMs in the mask with NVMs, conguration data for LUT can be
permanently preserved on chip aer one programming. Figure. 3 (b) and (c) show how to preserve Connect Boxes and
Switch Boxes conguration data with NVMs. For Switch Boxes, aer conguring all control SRAMs on the connections
between horizontal and vertical tracks, data paths inside Routing Channels are formed. For Connect Boxes, a SRAM
determines the on/o of a path between a CLB and a track. Aer conguring all needed Switch Boxes and Connect
Boxes, multiple data routing paths are formed. Aer adopting NVMs, the routing paths in FPGA can also be preserved.
us, the conguration data for an application can be preserved on-chip even power is o. Aer programming once,
these NVMs can keep all congurations on-chip which avoids duplicate programming for the same program.
SRAM based BRAMs in FPGA can also be directly replaced with non-volatile BRAMs (NV-BRAM). BRAMs are
usually working as long-term massive storage on-chip. STT-MRAM based BRAMs (NV-BRAM) are proposed by Ju, et,
al [31]. Compared with SRAM BRAMs, NV-BRAMs have higher density and smaller area. When substituting an SRAM
with an NVM cell, six transistors are replaced with one NVM cell. us, for Switch Boxes, Connect Boxes, LUTs, and
BRAMs, they can have a smaller area and be closer to each other in physical distance. In this way, the physical data
routing distance is reduced, bringing additional benets such as higher working frequency and more energy eciency.
Furthermore, NVMs are compatible with CMOS technology via back-end-of-line technique [32]. By growing the NVM
cells on the top of the chip, it adds non-volatility to an FPGA without increasing chip area and further reduces the area
of FPGA components. An NVM based fully functional FPGA architecture is proposed by Cong, achieving 5.18x area
savings, 2.28x speedup and 1.63x power savings compared with regular FPGAs [26].
2.1.3 Non-volatile flip-flops. For the intermediate data, it is usually held in registers which are consisted of ip-ops.
Non-volatile ip-ops are proposed by Qazi, Bartling, et, al [11, 33–35]. Contrary to conguration data, intermediate
data are frequently refreshed and the data ip frequency can be hundreds of mega hertz (MHz). at is, at each clock
cycle, the data in a register is refreshed. erefore, the NVMs writing and reading time may bring delay which hinders
the FPGA work frequency. It is observed that a 65nm technology based ReRAM NV-FF has achieved writing time as
good as 4µs seconds and 46.2 pico joul per bit [11]. Meanwhile, a regular FPGA usually works at hundreds of MHz,
i.e working under ns clock period. With such performance, if NVMs writing happens in NV-FF every clock cycle, the
FPGA frequency may be degraded to dozens of MHz.
e architecture of NV-FF is shown in Fig. 3 (d). Based on a master-slave ip-op, two pieces of NVMs are integrated
to its slave logic. By adding extra NVM control part, data in slave logic can be optionally stored into or retrieved from
NVM cell. It works like regular ip-op if NVM writing is not triggered and it can write the data to NVMs or recover
data from NVM with a trigger. When writing to NVM is triggered, the clock will be hung and data is wrien to NVM
and vice versa. is avoids the writing to NVMs every clock cycle and the working frequency is not inuenced if NVM
writing is not triggered. e NVM brings non-volatility but also larger logic area. It is observed in [11] that a NV-FF
based processor has an extra 39% area for a single FF but less than 10% extra area for the whole chip. e 39% single FF
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area overhead is brought by the NVM’s control logic and the NVM is growing on the top of the chip, which won’t bring
extra area. ough NVM writing is not triggered at every clock cycle, the area overhead from the control logic will
increase its intrinsic delay and the size of a CLB, leading to bigger FPGA size, which increases the routing distance. is
may decrease the FPGA working speed. e impacts on FPGAs working frequency aer bringing in NV-FF is evaluated
in section 5.
For each NV-FF, it can be triggered to work as regular, store, or retrieve mode. If other FPGA components are
non-volatile, by storing the intermediate data to the NVM if power is weak, the chip state can be held on board and
be retrieved later. However, selecting a single ip-op in an FPGA chip is not accessible as a single ip-op can not
be indexed inside a CLB. Moreover, FPGA’s ip-op resource can number in the thousands and tens of thousands. In
the proposed design, selected ip-ops need to be stored in order to keep intermediate data and ip-op storing and
retrieve are executed SLICE by SLICE. is is due to FPGA tools like Vivado packing ip-ops into the same SLICE [36].
A physical CLB in Xilinx FPGA contains two SLICEs and each SLICE can be indexed on the chip. In general, 4 LUTs
and 8 ip-ops or 8 LUTs and 16 ip-ops are placed in a SLICE. erefore, the ip-op write and retrieve are triggered
SLICE by SLICE in the proposed design.
In DFT-FPGA, the SLICE addresses are acquired aer FPGA synthesis and pre-loaded to FPGA. During online
intermediate data tracking, such SLICE addresses can be read out aer parsing trackers’ status. en, the ip-ops in
these SLICEs can be triggered in writing or retrieving.
2.2 High-Level-Synthesis (HLS)
High-Level-Synthesis converts soware language such as C/C++ to Hardware Description Language (HDL) like Verilog
and VHDL. HLS’s eciency and accuracy has been veried in modern FPGA applications [37–40]. It takes soware
functions F as inputs to generate HDL modules M and state transition ow S . Aer HLS, a program is split into multiple
modules according to program hierarchy. ese modules are interpreted as dierent states in the state transition control.
State transition control initializes and terminates the modules during FPGA operation. In HLS, each function under top
function is generally compiled to a standalone module. Based on the data dependency between modules (functions),
these modules are triggered in parallel or sequential in state transition control. A basic HLS FPGA design with its data
ow control is shown in Fig. 4 [41].
In this program, there are three functions F1, F2 and F3 under top function Fmain . Aer HLS, functions are converted
to modules as shown in Fig. 4 (a). In the top function, F1 and F2 have data dependency and F3 is independent of F1 and F2.
erefore, as shown in Fig. 4 (b) state transition control , F2 has to be placed aer F1 in state ow S . Meanwhile, F3 can
start with F1. In states S1, S2 and S3, component information in module M1, M2 and M3 such as module names, registers,
connections, and cycles can be collected. An unroll of S2 is shown in Figure. 4 (c). For HLS tools like Vivado/LegUp, it
maps module components to dierent clock cycles and indicates the data ow among clock cycles. In the real case, a
state like f2 may contain sub-state, each sub-state can be unrolled according to clock cycles.
Aer High-Level-Synthesis, synthesis turns HDL into the implementation of logical gates, BRAMs, and registers. It
also indicates the physical placement of all modules components. Aer implementation, these components are mapped
to dierent SLICEs. e address of these SLICEs is generally represented as 2-dimension XxxYyy [36].
e proposed design utilizes state transition control aer HLS and module components placement aer synthesis. By
analyzing the state transition, DFT-FPGA builds cycle accurate data tracker for each soware function. Aer synthesis,
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𝑖𝑛𝑡 𝑚𝑎𝑖𝑛 ()
{
𝑖𝑛𝑡 𝑑𝑎𝑡𝑎1, 𝑑𝑎𝑡𝑎2, 𝑑𝑎𝑡𝑎3, 𝑑𝑎𝑡𝑎4;
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛1 𝑑𝑎𝑡𝑎1, 𝑑𝑎𝑡𝑎2 ;
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛2 𝑑𝑎𝑡𝑎2, 𝑑𝑎𝑡𝑎3 ;
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛3 𝑑𝑎𝑡𝑎4 ;
}
𝑚𝑜𝑑𝑢𝑙𝑒 𝑚𝑎𝑖𝑛 (… )
{
𝑖𝑛𝑝𝑢𝑡 …;
𝑜𝑢𝑡𝑝𝑢𝑡 …;
𝑟𝑒𝑔 …;
𝑚𝑜𝑑𝑢𝑙𝑒 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛1 … ;
𝑚𝑜𝑑𝑢𝑙𝑒 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛2 … ;
𝑚𝑜𝑑𝑢𝑙𝑒 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛3 … ;
}
𝑡𝑠𝑡𝑎𝑟𝑡 𝑡𝑒𝑛𝑑𝑡𝑥
𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛1
𝑆1
𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛2
𝑆2
𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛3
𝑆3
𝑡𝑥 𝑡𝑒𝑛𝑑
resource 
list \\
• BRAM
• LUT
• Register
…
(a) Software functions to HDL                                                            (b) State transition                                        (c) state 2 break down  
𝑜𝑛𝑒 𝑐𝑙𝑜𝑐𝑘 𝑐𝑦𝑐𝑙𝑒
Fig. 4. High-Level-Synthesis.
SLICE addresses related to dierent registers are acquired. By online reading the status of trackers and parsing it to
SLICE address, the SLICEs holding the intermediate data can be selected and saved.
e work ow of DFT-FPGA is shown in the Figure. 5. HLS rst generates the state transition and state components
information. Tracker generation builds tracker framework accordingly. Aer tracker generation, the source function
combined with tracker design are HLSed one more time. en, synthesis generates the executable bitstream and
provides all SLICE address XxxYyy . Aer programming FPGA, DFT-FPGA pre-loads the SLICE addresses to FPGA and
starts the computation. e DFT-FPGA framework will be presented in Section 3 and the o-line analysis algorithm
will be presented in Section 4.
Software
function
High-level 
Synthesis
Tracker
Generation
High-level 
Synthesis
Synthesis
Slice address
extraction
Bitstream load
Slice addr load
Fig. 5. DFT-FPGA work flow.
2.3 Motivation
Existing designs preserve chip state by placing checkpoints in computation [17–19, 22–24, 42]. Azalia et al. propose
Chime , which places checkpoints in Register-Transfer-Level (RTL) design. Chime o-line analyzes the forward com-
puting cost and back-up overhead to determine checkpoint placement. By placing checkpoint in dierent locations,
the computation can recover from a near checkpoint if a power outage happens. Yuan et al. propose CP−FPGA, a
framework that based on HLS result. It places the dierent states of the main function in dierent BRAM-based (block
RAM) physical areas by modifying FPGA synthesis algorithm. Each state result is stored in its dedicated BRAM and
when power is lost in the mid of a state, the computation can start from its previous state. In the existing works, the
intermediate data back-up is triggered at every checkpoint. Aer retrieving from a checkpoint, the computation can
continue. While the prior strategies can successfully preserve the intermediate data, long roll-back can easily occur if
power is lost in a long state. is case is shown in Fig. 6 (a), a dot represents the end of a state. Checkpoints are placed
at each dot. For applications with a long state, such strategies may be hard to complete the computation if a power
outage happens in the middle of a long state. Roll-back may occur several times inside a long state until power is stable.
Moreover, by tying a state and a BRAM together, BRAM resources can be insucient for a large program with multiple
states, and periodical data back-up happens even if power is stable.
Fig 6 (b) shows the performance comparison between proposed design and periodical checkpoint design; the red line
shows checkpoint technology and the green line shows DFT-FPGA. Power outage happens at t3 and t7. Checkpoints
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are placed at progress 20%, 40% and 60%. As checkpoints are pre-dened, data writing occurs at each checkpoint
regardless of the power condition. e computation starts from its previous checkpoint aer power loss. However, in
DFT-FPGA, the checkpoint is avoided and data ow is always tracked. us, data back-up happens only if power is lost
and computation starts from the progress where power breaks. Compared with DFT-FPGA, the existing checkpoint
placement technologies for FPGA in energy harvesting system suer from long roll-back time, increasing the complexity
of original program, and modifying the FPGA synthesis algorithm.
Preserving the data for the entire chip may also be an option [11]. By triggering writing and retrieving of ip-ops
in all FPGA SLICEs, all the data on chip can be fully reserved. However, such strategy can be heavily resource intensive.
As FPGA resource utilization varies from design to design, preserving the entire chip causes unnecessary NVM cell
writing in unused memories, which will waste rare harvested energy and slow down the writing speed. As it is shown
in Figure. 6 (c), this computation only occupies 15% of the chip resource, the remaining 85% components are still stored
and retrieved if preserving the whole chip data. Aer applying DFT-FPGA, unnecessary back-up can be avoided. e
benets and impact aer applying DFT-FPGA will be presented in section 5.
Our previous work FC-FPGA applies shi-register like data ow tracker to locate and retrieve intermediate data in RTL
level [43]. In this work, binary counters are adopted to further reduce resource utilization and a full High-Level-Synthesis
based work ow is proposed, which signicantly reduces the workload.
(a) Long state with power lost (b) Periodical checkpoint and DFT-FPGA                                                  (c) Hold all data on-chip
start end𝑠𝑡𝑎𝑡𝑒𝑛 𝑠𝑡𝑎𝑡𝑒𝑛+1
start end𝑠𝑡𝑎𝑡𝑒𝑛 𝑠𝑡𝑎𝑡𝑒𝑛+1
start end𝑠𝑡𝑎𝑡𝑒𝑛 𝑠𝑡𝑎𝑡𝑒𝑛+1
40
20
60
80
100
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DFT-FPGA with power failure 
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Fig. 6. The motivation example.
3 DFT-FPGA FRAMEWORK
e proposed DFT-FPGA methodology includes both framework and data-to-tracker mapping algorithm designs. In
this section, we will introduce the framework of DFT-FPGA. e algorithms that work with the framework will be
introduced in Section 4.
3.1 Hardware Architecture Overview
e proposed design includes function trackers f and NV-FF control unit CU which is shown in Figure 8 (b). In this
gure, a nite state machine is generated by HLS in the back-end to control data transition in functions, i.e. state
transition between states. Each function is assigned a function tracker. Trackers are read by the control unit which
pre-loads SLICE addresses and maps them to associated registers. In DFT-FPGA, at every power outage, the control
unit reads function tracker’s status and then select the corresponding SLICE to trigger action. In the proposed design,
the control path to NV-FF control part is considered already embedded in NV-FPGA.
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3.2 Function Trackers
As all intermediate data is held by registers, function trackers are designed to track the active registers at each clock
cycle. erefore, a tracker is built to have the same clock cycles with its corresponding function. By reading tracker’s
status, the data ow location in its function can be acquired.
In DFT-FPGA, each function is assigned a function tracker to trace its data ow. e tracker is activated simultaneously
with its corresponding function and they are terminated at the same time. e method to insert trackers to a soware
program is shown in Figure. 7 (a). Functions F1, F2, and F3 under Fmain are assigned private trackers f1, f2, and f3. e
state transition and timing among F1−3 is as it is illustrated in Fig. 4 (b). erefore, the initialization of trackers f1−3
should also follow such orders. In the proposed design, lock is utilized between trackers to keep trackers initialized in
the right order. e lock in a tracker consists lockhead and locktail . If a tracker is initialized aer its anterior tracker,
its lockhead is the locktail of the anterior tracker. As shown in Fig. 7 (c), tracker f2 ′s lock2head is f1 ′s lock1tail . Aer
tracker f1 is terminated, lock1tail is set to be 1. us, tracker f2 is always blocked if F1 and f1 are not nished. As there
is no data dependency between function F1 and tracker f1, f1 can start with function F1 simultaneously. For trackers
which start with the beginning function, such as f1, its lock1head is pre-dened to be 1 to unblock itself. In this way, all
trackers can be initialized and terminated with their corresponding functions.
A function tracker consists of loop arbitration t , binary counter count , tracker status register fstatus , and tracker
lock lockhead locktail . Without loss of generality, trackers can track function with loops or with regular operations.
An example of a function and its tracker logic is shown in Fig. 7 (b) and (c). is is a function with an outer loop and
an inner loop. In the tracker, the rst loop t handles functions with loops. Loop iterations t corresponds to the outer
loop iteration number in a function. Countmax is the length of all operations under function’s outer loop. e binary
counter increments to countmax and then be reset to zero for the next outer loop iteration. us, the binary counter can
be reused in all outer loop iterations. If a function does not contain any loop, t is set to one and countmax is the length
of the function. When power is lost during computing, the energy harvesting system sends Ploss = 1 to DFT-FPGA.
With Ploss |r esume = 1, the tracker sends out its status count as fstatus . Trackers’ fstatus will be further parsed by
control unit. When reaching the end of tracking, the fstatus is reset to zero. In this way, the tracker can count with the
function process and send out the process stage when power is loss. Aer power resumes Pr esume , trackers data is
recovered by NV-FPGA rst and the resumed trackers’ status are utilized to wake up the stored intermediate data.
To further reduce the binary size, the binary counter can be dened to lower bit-width such as 4bit , 8bit , and 16bit
according to the length of a function. In most cases, the binary counter size is found to be small as 4-8 bit (tracking
length ranges 225-65025 cycles). e resource utilization, tracking length, and performance of trackers in dierent sizes
will be discussed in section 5.
3.3 NV-FF Control Unit
e control unit read all trackers’ status fstatus . As trackers’ status is cycle accurate, by keeping the active register
SLICE address for each clock cycle in control unit, DFT-FPGA can acquire the physical location of intermediate data
ow. Such address can then be utilized by NV-FPGA to have SLICE registers data stored of retrieved.
e control unit also keeps the mapping relations of function trackers status and registers’ SLICE address. It consists
of one or multiple BRAMs and address look-up logic as shown in Figure. 8 (a). All associated SLICE addresses for
trackers are pre-loaded to cuBRAM with index fstatus+o f f set . O f f set works as index boundary in cuBRAM when a
new tracker is generated. And each cuBRAM [o f f set] is pre-set to zero. us, each tracker can have a certain range
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(a) Functions and trackers                                   (b) Function 2                                                (c) Tracker 𝑓2 logic
𝑖𝑛𝑡 𝑚𝑎𝑖𝑛 () {
𝑖𝑛𝑡 𝑑𝑎𝑡𝑎1, 𝑑𝑎𝑡𝑎2, 𝑑𝑎𝑡𝑎3, 𝑑𝑎𝑡𝑎4;
𝑏𝑜𝑜𝑙 𝑙𝑜𝑐𝑘1ℎ𝑒𝑎𝑑 = 1;
𝑏𝑜𝑜𝑙 𝑙𝑜𝑐𝑘3ℎ𝑒𝑎𝑑 = 1;
𝑏𝑜𝑜𝑙 𝑙𝑜𝑐𝑘1𝑡𝑎𝑖𝑙 , 𝑙𝑜𝑐𝑘3𝑡𝑎𝑖𝑙,𝑙𝑜𝑐𝑘2𝑡𝑎𝑖𝑙;
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛1 𝑑𝑎𝑡𝑎1, 𝑑𝑎𝑡𝑎2 ;
𝑖𝑛𝑡 𝑓1() ;    
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛2 𝑑𝑎𝑡𝑎2, 𝑑𝑎𝑡𝑎3 ;
𝑖𝑛𝑡 𝑓2() ; 
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛3 𝑑𝑎𝑡𝑎4 ;
𝑖𝑛𝑡 𝑓3() ; 
}
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛2 ()
{
\\𝑑𝑒𝑓𝑖𝑛𝑒 𝑣𝑎𝑟𝑖𝑎𝑏𝑙𝑒s
. . .
𝒇𝒐𝒓. . . \\ 𝑜𝑢𝑡𝑒𝑟 𝑙𝑜𝑜𝑝
𝒇𝒐𝒓. . . \\ 𝑖𝑛𝑛𝑒𝑟 𝑙𝑜𝑜𝑝𝑠
. . . \\ 𝑜𝑝𝑒𝑟𝑎𝑡𝑖𝑜𝑛𝑠
. . . \\ 𝑜𝑝𝑒𝑟𝑎𝑡𝑖𝑜𝑛𝑠
}
𝑖𝑛𝑡 𝑓2() {
𝑖𝑛𝑡 𝑐𝑜𝑢𝑛𝑡 = 0 , 𝑓𝑠𝑡𝑎𝑡𝑢𝑠 = 0;
𝒊𝒇 𝑙𝑜𝑐𝑘1𝑡𝑎𝑖𝑙 = 1
\\ 𝑡 𝑐𝑎𝑛 𝑏𝑒 1
𝒇𝒐𝒓 𝑖 = 1 𝑡𝑜 𝑡
𝒘𝒉𝒊𝒍𝒆 𝑐𝑜𝑢𝑛𝑡 < 𝑐𝑜𝑢𝑛𝑡𝑚𝑎𝑥
𝑐𝑜𝑢𝑛𝑡 = 𝑐𝑜𝑢𝑛𝑡 + 1
𝒊𝒇 𝑝𝑙𝑜𝑠𝑠 = 1 || 𝑝resume = 1
𝑓𝑠𝑡𝑎𝑡𝑢𝑠 = 𝑐𝑜𝑢𝑛𝑡
𝑐𝑜𝑢𝑛𝑡 = 0
𝑓𝑠𝑡𝑎𝑡𝑢𝑠 = 0
𝑙𝑜𝑐𝑘2𝑡𝑎𝑖𝑙 = 1 }
Fig. 7. Tracker design and asignment in HLS
𝑏𝑜𝑜𝑙 𝑙𝑜𝑐𝑘3𝑠𝑡𝑎𝑟𝑡 = 1;
𝑏𝑜𝑜𝑙 𝑙𝑜𝑐𝑘1𝑒𝑛𝑑 , 𝑙𝑜𝑐𝑘3𝑒𝑛𝑑,𝑙𝑜𝑐𝑘2𝑒𝑛𝑑 ;
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛1 𝑑𝑎𝑡𝑎1, 𝑑𝑎𝑡𝑎2 ;
𝑖𝑛𝑡 𝑓1() ;    
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛2 𝑑𝑎𝑡𝑎2, 𝑑𝑎𝑡𝑎3 ;
𝑖𝑛𝑡 𝑓2() ; 
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛3 𝑑𝑎𝑡𝑎4 ;
𝑖𝑛𝑡 𝑓3() ; 
}
𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛 𝑡𝑟𝑎𝑐𝑘𝑒𝑟1
𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛1
𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛 𝑡𝑟𝑎𝑐𝑘𝑒𝑟𝑛
𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛𝑛
𝑓𝑖𝑛𝑖𝑡𝑒 𝑠𝑡𝑎𝑡𝑒 𝑚𝑎𝑐ℎ𝑖𝑛𝑒
𝑁𝑉 − 𝐹𝐹 𝑐𝑜𝑛𝑡𝑟𝑜𝑙 𝑢𝑛𝑖𝑡
𝐹𝑃𝐺𝐴 𝑐ℎ𝑖𝑝
(a) NV-FF control unit                                                    (b) Design overview                                   (c) Control unit data struct
𝑖𝑛𝑡 𝑓1_𝑠𝑡𝑎𝑡𝑢𝑠 , 𝑓2_𝑠𝑡𝑎𝑡𝑢𝑠, 𝑓3_𝑠𝑡𝑎𝑡𝑢𝑠;
𝑑𝑎𝑡𝑎_𝑐𝑢 𝑐𝑢_𝐵𝑅𝐴𝑀[𝑐𝑢_𝑑𝑒𝑝𝑡ℎ];
𝑖𝑛𝑡 𝑓1_𝑟𝑒𝑔𝑎𝑑𝑑𝑟 , 𝑓2 _𝑟𝑒𝑔𝑎𝑑𝑑𝑟 , 𝑓3_𝑟𝑒𝑔𝑎𝑑𝑑𝑟;
𝑖𝑛𝑡 𝑚𝑎𝑖𝑛_𝑐𝑢()
{
//address offset to 𝑓𝑠𝑡𝑎𝑡𝑢𝑠 if in same BRAM  
𝑓1_𝑟𝑒𝑔𝑎𝑑𝑑𝑟 = 𝑐𝑢_𝐵𝑅𝐴𝑀[𝑓1_𝑠𝑡𝑎𝑡𝑢𝑠 + 𝑜𝑓𝑓𝑠𝑒𝑡1];
𝑓2_𝑟𝑒𝑔𝑎𝑑𝑑𝑟 = 𝑐𝑢_𝐵𝑅𝐴𝑀[𝑓2_𝑠𝑡𝑎𝑡𝑢𝑠 + 𝑜𝑓𝑓𝑠𝑒𝑡2];
𝑓3_𝑟𝑒𝑔𝑎𝑑𝑑𝑟 = 𝑐𝑢_𝐵𝑅𝐴𝑀[𝑓3_𝑠𝑡𝑎𝑡𝑢𝑠 + 𝑜𝑓𝑓𝑠𝑒𝑡3];
}
𝑡𝑦𝑝𝑒𝑑𝑒𝑓 𝑠𝑡𝑟𝑢𝑐𝑡 {
𝑖𝑛𝑡 𝑠𝑙𝑖𝑐𝑒_𝑥;
𝑖𝑛𝑡 𝑠𝑙𝑖𝑐𝑒_𝑦;
}𝑑𝑎𝑡𝑎_𝑐𝑢;
𝑖𝑛𝑡 𝑓1_𝑠𝑡𝑎𝑡𝑢𝑠 , 𝑓2_𝑠𝑡𝑎𝑡𝑢𝑠, 𝑓3_𝑠𝑡𝑎𝑡𝑢𝑠;
𝑑𝑎𝑡𝑎_𝑐𝑢 𝑐𝑢_𝐵𝑅𝐴𝑀[𝑐𝑢_𝑑𝑒𝑝𝑡ℎ];
𝑖𝑛𝑡 𝑓1_𝑟𝑒𝑔𝑎𝑑𝑑𝑟 , 𝑓2 _𝑟𝑒𝑔𝑎𝑑𝑑𝑟 , 𝑓3_𝑟𝑒𝑔𝑎𝑑𝑑𝑟;
. . .
. . .
. . .
Fig. 8. Control Unit and DFT-FPGA overview.
of storage in cuBRAM . In this gure, all trackers fstatus is combined with oset including the rst tracker f1. is is
because trackers themselves in DFT-FPGA are needed to be reserved as well, cuBRAM keeps trackers SLICE address
with index zero to o f f set1. e SLICEs where trackers are placed are always stored when power is lost. By online
reading fstatus , corresponding SLICE addresses are parsed by the control unit. SLICE storing or retrieving can then be
operated on these SLICEs. As tracker fstatus is zero if it is not triggered or terminated, no action to SLICEs will be
executed for such trackers and the control unit will parse zero addresses.
In DFT-FPGA, one BRAM cuBRAM is instantiated to keep all trackers’ mapped SLICE addresses. During HLS, if the
depth of the cuBRAM is too big to be placed in a single physical BRAM, the synthesis tool will automatically expand it
to multi-BRAM. As the SLICE address in FPGA is organized as Xxx Yyy , a data structure is used in DFT-FPGA to keep
address in X and Y direction which is shown in Figure. 8 (c). e resource utilization and performance of the control
unit will be discussed in section 5.
Aer assigning trackers to functions, there are two tasks that need to be accomplished before DFT-FPGA can work
properly. First of all, for a given program with multiple functions, we need to identify which registers will keep
intermediate data at a certain clock cycle in each function. Second, as tracker assignment is arranged according to
function hierarchy, the main function should only contain the substantiation of functions. In this task, function merge
and function split will be discussed.
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4 DFT-FPGA OFF-LINE ANALYSIS
In previous sections, we show how to generate and assign trackers to functions. In this section, we will present how to
establish mappings between a function and its tracker, and how to merge or split functions in a program.
4.1 Function to Tracker Mapping
Aer analyzing the program hierarchy and the state transition, the activation of trackers are determined. e mapping
of tracker status to data ow in a function can be determined by unrolling a function’s state. A state breakdown is
shown in Figure. 9 (a). In this gure, rectangle blocks represent operations inside the function and they are arranged to
clock cycles from tstar t to tend . At each clock cycle tn , operations ptn with its register reдtn are placed. e connecting
arrows indicate the data ow inside a state. In this gure, p2 and p3 are operations for ptn+2 ; reд2 and reд3 are registers
for reдtn+2 . Every operation is followed by its register to get its data held at every clock cycle. For registers reдtn in a
state, they keep the intermediate data within a function at dierent clock cycles. ose registers are the target to be
tracked by trackers dened with checkpointtn . As dierent registers are triggered during the function process, registers
that hold intermediate data for each clock cycle should be determined and those registers’ SLICE addresses are stored
by the control unit.
In FPGA design, operations can execute in parallel like p2 and p3. And operations may have multi-cycle length such
as p4. erefore, at certain clock cycle, there can be multiple registers reдtn or previous register reдtn′ to hold the
intermediate data. e method to determine checkpointtn is illustrated in Algorithm 1. At each cycle tn , its register
reдtn is added to checkpointtn because its operations end at this cycle. If a multi-cycle operation is cross tn which
starts at tn′ and ends at tn∗ , the reдtn′ ahead of this operation is also added to checkpointtn , e.g, checkpointtn+2 =reд2 ∪
reд3; checkpointtn+3 =reд2 ∪ reд3. In this way, the registers holding intermediate data for each clock cycle are acquired.
For multi-cycle operation like p4 at tn+3, DFT-FPGA inserts roll-back logic to ensure the consistency between tracker
and function aer retrieve. e roll-back logic is shown in Fig. 9 (b). Aer applying Algorithm 1 to all functions and
trackers, the mappings between registers to tracker status is established.
If this is a loop function as indicated by the dashed line in Fig. 9 (a), tstar t to tend is tracked by count and its loop
iteration is controlled by t in tracker. e same binary counter count will be called t times. In this way, DFT-FPGA can
scale down the binary counter size and save more ip-op resources. By analyzing one iteration’s mapping relation,
the mapping for the whole function is acquired. During synthesis, these registers’ SLICE address can be acquired.
Aer that, the mappings between trackers status and SLICE address can be established. en, applying the mapping
algorithm, registers are mapped to tracker. However, for registers barren computation, DFT-FPGA can choose to not
assign tracker to if tracker ip-op resources are more than target registers. Such cases are studied in section 5.
Aer analyzing the mapping between a tracker and its function, the trackers for the main function Fmain need to be
arranged. e proposed DFT-FPGA will tune the hierarchy of Fmain to make it suitable for tracker assignment. e
next task includes function split and function forming.
4.2 Function Split and Merge
4.2.1 Function Split. As soware language is normally exible in hierarchy and coding style. A program’s hierarchy
may need to be tuned and then DFT-FPGA can be applied. A function needs to be split if there are independent loops or
operations aside of a loop. Such a case is shown in Figure. 10 (a) and (b). For independent loops as shown in Fig. 10 (a),
the function is split according to outer loops. As the tracker in DFT-FPGA is designed to track one outer loop with
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Algorithm 1 Checkpointt determination
Input: function state S , start point tstar t , end point tend , operations ptn , registers r eдtn
Output: checkpointt
Dene: star t < n < end , star t < n′ < n, n < n∗ < end
for tn ∈ S do
checkpointt .append(r eдtn )
for tn′ ∈ S do
for tn∗ ∈ S do
if r eдtn′ ♦pt ∗ = 1 then
checkpointt .append(r eдtn′ ) \\♦
end if
end for
end for
end for
return checkpointt
(a) A state with muli-cycle operation                                                                       (b) Roll-back logic
𝑖𝑛𝑡 𝑓2() {
𝑖𝑛𝑡 𝑐𝑜𝑢𝑛𝑡 = 0 , 𝑓𝑠𝑡𝑎𝑡𝑢𝑠 = 0;
𝒊𝒇 𝑙𝑜𝑐𝑘1𝑡𝑎𝑖𝑙 = 1
\\ 𝑡 𝑐𝑎𝑛 𝑏𝑒 1
𝒇𝒐𝒓 𝑖 = 1 𝑡𝑜 𝑡
𝒘𝒉𝒊𝒍𝒆 𝑐𝑜𝑢𝑛𝑡 < 𝑐𝑜𝑢𝑛𝑡𝑚𝑎𝑥
𝑐𝑜𝑢𝑛𝑡 = 𝑐𝑜𝑢𝑛𝑡 + 1
𝒊𝒇 𝑝𝑙𝑜𝑠𝑠 = 1
𝒊𝒇 𝑐𝑜𝑢𝑛𝑡 = 𝑡𝑛+3
𝑐𝑜𝑢𝑛𝑡 = 𝑐𝑜𝑢𝑛𝑡 − 1
𝑓𝑠𝑡𝑎𝑡𝑢𝑠 = 𝑐𝑜𝑢𝑛𝑡
𝑐𝑜𝑢𝑛𝑡 = 0
𝑓𝑠𝑡𝑎𝑡𝑢𝑠 = 0
𝑙𝑜𝑐𝑘2𝑡𝑎𝑖𝑙 = 1 }𝑡𝑛 𝑡𝑛+2 𝑡𝑛+4 𝑡𝑛+6
𝑝1
𝑝2
𝑝3
𝑝4
𝑝5
𝑝6
𝑝7
𝑝8
𝑡𝑛+8𝑡𝑠𝑡𝑎𝑟𝑡 𝑡𝑒𝑛𝑑
Fig. 9. A state breakdown and roll-back logic.
its all inner operations, a function is split to multiple functions according to the number of independent loops. en,
trackers will be assigned to split functions. If a function contains more than loop functions, the function needs to be
split based on the boundaries between loop and other operations. A case where a loop is followed by other operations
is shown in Fig. 10 (b). It needs to be split into two functions. rough spliing functions, the proposed tracker logic
can be successfully applied.
4.2.2 Function Merge. Under the main function, there can be operations between functions. As the state transition
is arranged between functions, those non-function operations will be automatically merged into a function by HLS. is
will cause obfuscation in function-to-tracker mapping and the auto-merged function cannot be directly applied with
trackers. Such a case is shown in Fig 11. By wrapping these operations to a function, state transition can be arranged in
dierent functions. en, trackers can be built and assigned to all tuned functions.
5 EXPERIMENT
In this section, we rst evaluate the performance of FPGA architecture with NV-FF in subsection 5.1. Second, we
evaluate the proposed tracker and control unit resource utilization and performance in subsection 5.2. ird, we
evaluate the resource utilization and performance aer applying the proposed DFT-FPGA on dierent benchmarks in
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(a) Function split case 1                                                                                                (b) Function split case 2
𝑖𝑛𝑡 𝑚𝑎𝑖𝑛 () {
𝑖𝑛𝑡 𝑑𝑎𝑡𝑎1, 𝑑𝑎𝑡𝑎2, 𝑑𝑎𝑡𝑎3;
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛1 𝑑𝑎𝑡𝑎1, 𝑑𝑎𝑡𝑎2 ;
. . . \\ 𝑜𝑝𝑒𝑟𝑎𝑡𝑖𝑜𝑛 𝑐𝑜𝑑𝑒
. . . \\ 𝑜𝑝𝑒𝑟𝑎𝑡𝑖𝑜𝑛 𝑐𝑜𝑑𝑒
. . . \\ 𝑜𝑝𝑒𝑟𝑎𝑡𝑖𝑜𝑛 𝑐𝑜𝑑𝑒
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛2 𝑑𝑎𝑡𝑎2, 𝑑𝑎𝑡𝑎3 ;
}
𝑖𝑛𝑡 𝑚𝑎𝑖𝑛 () {
𝑖𝑛𝑡 𝑑𝑎𝑡𝑎1, 𝑑𝑎𝑡𝑎2, 𝑑𝑎𝑡𝑎3;
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛1 𝑑𝑎𝑡𝑎1, 𝑑𝑎𝑡𝑎2 ;
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛1_1();
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛2 𝑑𝑎𝑡𝑎2, 𝑑𝑎𝑡𝑎3 ;
}
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛2 ()
{
\\𝑑𝑒𝑓𝑖𝑛𝑒 𝑣𝑎𝑟𝑖𝑎𝑏𝑙𝑒s
. . .
𝒇𝒐𝒓. . . \\ 𝑜𝑢𝑡𝑒𝑟 𝑙𝑜𝑜𝑝1
𝒇𝒐𝒓. . . \\ 𝑖𝑛𝑛𝑒𝑟 𝑙𝑜𝑜𝑝𝑠
𝒇𝒐𝒓. . . \\ 𝑜𝑢𝑡𝑒𝑟 𝑙𝑜𝑜𝑝2
𝒇𝒐𝒓. . . \\ 𝑖𝑛𝑛𝑒𝑟 𝑙𝑜𝑜𝑝𝑠
}
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛21 ()
{
\\𝑑𝑒𝑓𝑖𝑛𝑒 𝑣𝑎𝑟𝑖𝑎𝑏𝑙𝑒s
. . .
𝒇𝒐𝒓. . . \\ 𝑜𝑢𝑡𝑒𝑟 𝑙𝑜𝑜𝑝1
𝒇𝒐𝒓. . . \\ 𝑖𝑛𝑛𝑒𝑟 𝑙𝑜𝑜𝑝𝑠 }
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛22 (){
\\𝑑𝑒𝑓𝑖𝑛𝑒 𝑣𝑎𝑟𝑖𝑎𝑏𝑙𝑒s
. . .
𝒇𝒐𝒓. . . \\ 𝑜𝑢𝑡𝑒𝑟 𝑙𝑜𝑜𝑝2
𝒇𝒐𝒓. . . \\ 𝑖𝑛𝑛𝑒𝑟 𝑙𝑜𝑜𝑝𝑠 }
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛2 ()
{
\\𝑑𝑒𝑓𝑖𝑛𝑒 𝑣𝑎𝑟𝑖𝑎𝑏𝑙𝑒s
. . .
𝒇𝒐𝒓. . . \\ 𝑜𝑢𝑡𝑒𝑟 𝑙𝑜𝑜𝑝
𝒇𝒐𝒓. . . \\ 𝑖𝑛𝑛𝑒𝑟 𝑙𝑜𝑜𝑝𝑠
. . .
. . . \\ 𝑜𝑝𝑒𝑟𝑎𝑡𝑖𝑜𝑛𝑠
}
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛21 ()
{
\\𝑑𝑒𝑓𝑖𝑛𝑒 𝑣𝑎𝑟𝑖𝑎𝑏𝑙𝑒s
. . .
𝒇𝒐𝒓. . . \\ 𝑜𝑢𝑡𝑒𝑟 𝑙𝑜𝑜𝑝
𝒇𝒐𝒓. . . \\ 𝑖𝑛𝑛𝑒𝑟 𝑙𝑜𝑜𝑝 }
. . .
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛22 ()
{
\\𝑑𝑒𝑓𝑖𝑛𝑒 𝑣𝑎𝑟𝑖𝑎𝑏𝑙𝑒s
. . .
. . . \\ 𝑜𝑝𝑒𝑟𝑎𝑡𝑖𝑜𝑛𝑠 }
Fig. 10. Function split.
(a) Function split case 1                                                                                                (b) Function split case 2
𝑖𝑛𝑡 𝑚𝑎𝑖𝑛 () {
𝑖𝑛𝑡 𝑑𝑎𝑡𝑎1, 𝑑𝑎𝑡𝑎2, 𝑑𝑎𝑡𝑎3;
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛1 𝑑𝑎𝑡𝑎1, 𝑑𝑎𝑡𝑎2 ;
. . . \\ 𝑜𝑝𝑒𝑟𝑎𝑡𝑖𝑜𝑛 𝑐𝑜𝑑𝑒
. . . \\ 𝑜𝑝𝑒𝑟𝑎𝑡𝑖𝑜𝑛 𝑐𝑜𝑑𝑒
. . . \\ 𝑜𝑝𝑒𝑟𝑎𝑡𝑖𝑜𝑛 𝑐𝑜𝑑𝑒
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛2 𝑑𝑎𝑡𝑎2, 𝑑𝑎𝑡𝑎3 ;
}
𝑖𝑛𝑡 𝑚𝑎𝑖𝑛 () {
𝑖𝑛𝑡 𝑑𝑎𝑡𝑎1, 𝑑𝑎𝑡𝑎2, 𝑑𝑎𝑡𝑎3;
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛1 𝑑𝑎𝑡𝑎1, 𝑑𝑎𝑡𝑎2 ;
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛1_1();
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛2 𝑑𝑎𝑡𝑎2, 𝑑𝑎𝑡𝑎3 ;
}
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛2 ()
{
\\𝑑𝑒𝑓𝑖𝑛𝑒 𝑣𝑎𝑟𝑖𝑎𝑏𝑙𝑒s
. . .
𝒇𝒐𝒓. . . \\ 𝑜𝑢𝑡𝑒𝑟 𝑙𝑜𝑜𝑝1
𝒇𝒐𝒓. . . \\ 𝑖𝑛𝑛𝑒𝑟 𝑙𝑜𝑜𝑝𝑠
𝒇𝒐𝒓. . . \\ 𝑜𝑢𝑡𝑒𝑟 𝑙𝑜𝑜𝑝2
𝒇𝒐𝒓. . . \\ 𝑖𝑛𝑛𝑒𝑟 𝑙𝑜𝑜𝑝𝑠
}
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛21 ()
{
\\𝑑𝑒𝑓𝑖𝑛𝑒 𝑣𝑎𝑟𝑖𝑎𝑏𝑙𝑒s
. . .
𝒇𝒐𝒓. . . \\ 𝑜𝑢𝑡𝑒𝑟 𝑙𝑜𝑜𝑝1
𝒇𝒐𝒓. . . \\ 𝑖𝑛𝑛𝑒𝑟 𝑙𝑜𝑜𝑝𝑠 }
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛22 (){
\\𝑑𝑒𝑓𝑖𝑛𝑒 𝑣𝑎𝑟𝑖𝑎𝑏𝑙𝑒s
. . .
𝒇𝒐𝒓. . . \\ 𝑜𝑢𝑡𝑒𝑟 𝑙𝑜𝑜𝑝2
𝒇𝒐𝒓. . . \\ 𝑖𝑛𝑛𝑒𝑟 𝑙𝑜𝑜𝑝𝑠 }
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛2 ()
{
\\𝑑𝑒𝑓𝑖𝑛𝑒 𝑣𝑎𝑟𝑖𝑎𝑏𝑙𝑒s
. . .
𝒇𝒐𝒓. . . \\ 𝑜𝑢𝑡𝑒𝑟 𝑙𝑜𝑜𝑝
𝒇𝒐𝒓. . . \\ 𝑖𝑛𝑛𝑒𝑟 𝑙𝑜𝑜𝑝𝑠
. . . \\ 𝑜𝑝𝑒𝑟𝑎𝑡𝑖𝑜𝑛𝑠
}
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛21 ()
{
\\𝑑𝑒𝑓𝑖𝑛𝑒 𝑣𝑎𝑟𝑖𝑎𝑏𝑙𝑒s
. . .
𝒇𝒐𝒓. . . \\ 𝑜𝑢𝑡𝑒𝑟 𝑙𝑜𝑜𝑝
𝒇𝒐𝒓. . . \\ 𝑖𝑛𝑛𝑒𝑟 𝑙𝑜𝑜𝑝 }
𝑖𝑛𝑡 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛22 ()
{
\\𝑑𝑒𝑓𝑖𝑛𝑒 𝑣𝑎𝑟𝑖𝑎𝑏𝑙𝑒s
. . .
. . . \\ 𝑜𝑝𝑒𝑟𝑎𝑡𝑖𝑜𝑛𝑠 } Fig. 11. Function merge.
subsection 5.3. Last we evaluate the performance comparison between the periodical checkpoint and the proposed
design in subsection 5.4. In experiments, tool Verilog-To-Routing (VTR) is used in evaluating the FPGA architecture
with NV-FF in subsection 5.1. Vivado HLS is used in remaining evaluations for analyzing and generating DFT-FPGA
and analyzing benchmarks. Vivado is used in FPGA synthesis and geing all registers SLICE address.
5.1 NV-FF FPGA performance
In this subsection, we base on FPGA architecture K6− f rac −N 10−mem32K −40nm from VTR, by adding delay to its D
ip-op module and increasing CLB area to evaluate the impact from NV-FFs. As presented in section 2.1.3, the control
part in NV-FF brings extra area. Increasing the area of a single ip-op can degrade its timing performance but ip-op
area size is not simulated in VTR. erefore, we add extra delay to each single ip-op according to the area scaling up
ratio 39% and 49% [11, 44]. e extra 39% case is caused by additional 15T 2R, which is 15 transistors and 2 ReRAMs [11].
e extra 49% case is caused by additional 22T 2R, which is 22 transistors and 2 ReRAMs [44]. e increase of ip-op
size also brings a larger CLB area, which will lead to longer routing distancedistance and may degrade FPGA’s working
frequency. In the evaluated FPGA architecture, each CLB contains 10 ip-ops. For the two types of NV-FF structure,
due to VTR adoptsminimum width transistor area [45] to dene the size of components, we increase the CLB size by
15 minimum width transistor area and 22 minimum width transistor area accordingly. e FPGA architecture size
increment is shown in Figure. 12 (a). In this gure, the blue column represents the base architecture, the orange column
represents the 15T2R architecture, and the grey column represents the 22T2R architecture. We observe a 0.2% logic
area increasing from base to 15T 2R and 0.07% from 15T 2R to 22T 2R. Routing area increases 0.16% from base to 15T 2R
and 0.04% from 15T 2R to 22T 2R.
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To evaluate the impact on FPGA working frequency which suers from longer ip-op delay and routing distance,
we apply seven benchmarks in VTR on three FPGA architectures, respectively. e critical path delay and maximum
working frequency are shown in Fig. 12 (b) and (c). In the evaluated benchmarks, we observe that 15T 2R architecture
causes less than 3% of additional critical path delay and 22T2R architecture causes less than 7.4% additional critical
path delay compared to base architecture. As the critical path delay determined the maximum working frequency,
we also show the maximum working frequency in Fig. 12 (c). We can observe that less than 6.5MHz degradation is
caused by 15T 2R and less than 10MHz is caused by 22T 2R. From the evaluation, we can see that integrating NV-FF on
FPGA brings a bit performance degradation, i.e, several MHz. However, as most designs running on FPGA work at
hundreds of MHz [37, 39, 46, 47], such degradation has lile impact on overall performance and achieves non-volatility
of ip-ops.
ns MHz
(a) NV-FF FPGA architecture area                                                                                          (b) Critical path delay                                                                                              (c) Maximum working frequency
minimum width transistor area
Regular                      15T2R                        22T2R
Fig. 12. NV-FPGA performance.
5.2 Tracker and Control Unit Evaluation
In the previous section, we evaluated the performance of NV-FF based FPGA architecture. In this section, we will
evaluate the resource utilization and timing performance of DFT-FPGA framework. e evaluation is based on FPGA
chip xc7z020clд484. Table 1 shows the ip-op, LUTs usages, and maximum tracking cycles when a tracker size scales
from 4bit to 9bit . e resource of xc7z020clд484 is also listed. In the evaluation, we observe less than 0.03% of ip-ops
and less than 0.21% LUTs are used to build a tracker. Similarly, less than 0.05% of ip-ops and less than 0.31% LUTs are
used to build a control unit. If applying DFT-FPGA on large scale FPGAs, the utilization ratio will be further reduced.
e maximum tracking cycles are Max Cycle = t ∗ countmax which is illustrated in in section 3.2. For example, 8-bit
tracker can count a function with up to 65025 = 255 ∗ 255 cycles.
e control unit keeps SLICE addresses and indexes it aer reading trackers’ status. e control unit’s resource
utilization is shown in Table 2. In this table, we show the resource of a control unit with one tracker when tracker size
scales from 4bit to 9bit . A n bit counter needs countmax depth in BRAM to store SLICE address because the count start
over when enter each iteration of t . us, the depth needed for a tracker is much smaller than the length of a function.
When the counter is less than 8bit , Vivado HLS optimizes it into ip-ops and LUTs to save BRAM resource.
e timing performance of a DFT-FPGA framework is shown in Table 3. In this evaluation, we measure the maximum
working frequency of 8-bit standalone tracker, standalone control unit, and DFT-FPGA which is an integration of one
8-bit tracker and control unit. We can observe that a standalone tracker can work up to 500MHz and a standalone
control unit can work up to 400MHz on FPGA xc7z020clд484. With the evaluated NV-FF FPGA performance and the
DFT-FPGA performance, we can conclude that the DFT-FPGA consumes a small amount of FPGA resources and will
not be the speed boleneck aer being applied to the source program.
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Table 1. Tracker Resource Utilization
Tracker size 4bit 5bit 6bit 7bit 8bit 9bit FPGA
FFs 15 18 21 24 27 30(0.03%) 106400
LUTs 90 102 102 102 102 110(0.21%) 53200
Max Cycle 225 961 3969 16129 65025 261121 -
Table 2. Control Unit Resource Utilization
Tracker size 4bit 5bit 6bit 7bit 8bit 9bit FPGA
FFs 52 52 52 52(0.05%) 36 36 106400
LUTs 138 142 150 166(0.31%) 134 134 53200
BRAM ∼ ∼ ∼ ∼ 2 2 280
Table 3. DFT-FPGA Working Frequency
Frequency 100MHz 150MHz 200MHz 400MHz 450MHz 500MHz 600MHz
Tracker
√ √ √ √ √ √ ×
Control Unit
√ √ √ √ × × ×
DFT-FPGA
√ √ √ √ × × ×
5.3 DFT-FPGA Case study
In the previous section, we showed the performance of a tracker, a control unit and an individual DFT-FPGA frame-
work. In this section, we evaluate the performance of HLS benchmarks from CHStone [48] on FPGA xc7z020clд484
with/without applying DFT-FPGA under 400 MHz working frequency. e benchmarks cover large size benchmark such
as adpcm and small size benchmark such as struct . Table 4 and 5 show the resource utilization of source benchmarks
and benchmarks applyied DFT-FPGA (DFT). In the table, resources such as BRAM, DSP, ip-op, LUT, and SLICE are
listed. For the source benchmarks, the resource usage and utilization level are presented. For DFT-FPGA, its resource
usage includes source benchmark and the applied DFT-FPGA framework. e resource usage and utilization level
increment are shown in the table for DFT-FPGA. For benchmarks with higher resource utilization, such as adpcm, aes ,
дsm, and f loat , a less than 1.5% resource increment is observed. DFT-FPGA generates trackers and control unit to track
their data ow. For small benchmarks such as дlobal and struct , less than 0.3% resource increment is observed. Such
benchmarks consume a small number of ip-ops and LUTs, which is even less than its tracker’s resource requirement.
For such benchmarks, DFT-FPGA only generates control unit to keep all associated SLICE addresses and save all data.
In this way, DFT-FPGA achieves resource eciency in dierent sizes of benchmarks. e proposed design shows good
adaptability when source programs’ size scales up and scales down. It consumes a small number of FPGA resources to
achieve intermediate data tracking in the analyzed benchmarks.
Table 4. DFT-FPGA in Dierent Benchmarks
Benchmarks adpcm aes gsm FPGA
source DFT source DFT source DFT
BRAM 14(5%) 16 (+0.7%) 9(3%) 11 (+0.07%) 7(2.5%) 9 (+0.7%) 280
DSP 114(51.8%) 114(+0%) 0(0%) 0(+0%) 46(20.9%) 46(+0%) 220
FF 3464(3.3%) 3769 (+0.28%) 1028(0.96%) 1321 (+0.28%) 1435(1.3%) 1682 (+0.23%) 106400
LUT 8293(15.6%) 8928 (+1.2%) 4552(8.6%) 5330 (+1.5%) 3903(7.3%) 4487 (+1%) 53200
SLICE - 472 - 166 - 211 13300
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Table 5. DFT-FPGA in Dierent Benchmarks
Benchmarks oat global struct FPGA
source DFT source DFT source DFT
BRAM 14(5%) 16 (+0.7%) 3(1%) 3 (+0%) 4(1.4%) 4(+0%) 280
DSP 14(6.4%) 14(+0%) 0(0%) 0(+0%) 0(0%) 0(+0%) 220
FF 2997(2.8%) 3210 (+0.2%) 74(0.07%) 284 (+0.19%) 58(0.05%) 267 (+0.19%) 106400
LUT 4901(9.2%) 5150 (+0.47%) 713(1.3%) 882 (+0.3%) 228(0.4%) 380 (+0.28%) 53200
SLICE - 402 - 36 - 34 13300
5.4 Comparison DFT-FPGA with Checkpoint Technology
In the previous section, we evaluated the resource utilization of DFT-FPGA in dierent benchmarks. In this section, we
will present the comparison between DFT-FPGA and periodical checkpoint CP-FPGA in resource, roll-back time, and
ip-op storing under dierent power conditions.
As CP-FPGA places checkpoints at the end of all states and saves checkpoint to a BRAM, the number of extra BRAMs
brought by CP-FPGA equals the number of states in a benchmark. In the proposed design, the extra BRAM is brought
by control unit, which stores SLICE addresses. In table 6, we show the number of states in each benchmark and BRAM
utilization in DFT-FPGA and CP-FPGA. In FPGA xc7z020clд484, a single BRAM stores 18Kb data. As shown in the
table, the BRAM resource is signicantly decreased in DFT-FPGA. is is because the BRAM in DFT-FPGA is generated
according to the number of SLICEs needed to be tracked. Each BRAM in DFT-FPGA is fully utilized. BRAM in CP-FPGA
can not be fully utilized as it is assigned by state number, regardless of the size of state result.
Table 6. BRAM usage in DFT-FPGA and CP-FPGA
Benchmarks adpcm aes gsm oat global struct
states 24 8 13 1 3 2
BRAM DFT 2 2 2 2 0 0
BRAM CP 24(12x) 8(4x) 13(6.5x) 1 3(3x) 2(2x)
e roll-back time and the number of stored ip-ops in dierent benchmarks are shown in Figure 13 and Figure 14.
In Fig. 13, the x-axis shows the number of power lost during benchmarks running and the y-axis shows the roll-back
clock cycles. Power lost is randomly triggered within a benchmark’s computation length, e.g at power lost is 5, there are
5 power lost during computing and every power lost is randomly triggered. In the evaluation, we simulate the number
of power lost from 1 to 10 during the computation to mimic dierent power conditions. Without loss of generality, for
each power lost case, we record the result of its mean of 10 test rounds. As shown in the gure, the roll-back time for
the proposed design is near zero in all benchmarks and all power conditions. Our performance is not inuenced even
if power condition is worse. is is because the data ow inside each state is aware by DFT-FPGA; DFT-FPGA can
retrieve computation from where it is interrupted. For CP-FPGA, it needs to nd its nearest checkpoint and recover
from that point. If the length of states is long in benchmarks, the interval between two checkpoints is far from each
other. It causes long roll-back if power is lost during the middle of such state. is is observed in the дsm benchmark
which consists of multiple states with over one thousand cycles each. When power lost occurs in one of such states,
long roll-back happens. e performance of periodical placing checkpoint technology is signicantly inuenced by
the source program and power condition. Meanwhile, the proposed DFT-FPGA shows good adaptability in minimized
roll-back time for dierent benchmarks in dierent power conditions.
Figure 14 shows the stored ip-op data for benchmarks in dierent power conditions. In this gure, we record
the number of ip-ops that are stored in CP-FPGA and the proposed design. e x-axis shows the power lost case
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ranging from 1 to 10. e y-axis shows the number of ip-ops that are stored aer nishing computation. As CP-FPGA
periodically places checkpoints in design, the number of ip-ops stored is a constant in all power conditions. Aer a
state is called, it stores its state result data in registers to BRAM as a checkpoint. It leads to unnecessary data storing
when power lost happens occasionally such as once or twice in computation. For DFT-FPGA, the number of ip-ops
which is saved consists of both intermediate data registers and trackers’ ip-op resources. We can observe linear
increasing in ip-ops when the number of power lost becomes worse. is is because the data storage in DFT-FPGA
happens only at power lost. Periodical placing checkpoint may have fewer ip-ops usages if a small number of
checkpoints are placed. Such as truct , it is arranged to several long states. CP-FPGA have less ip-op storing in such
benchmarks. However, it brings long roll-back time as shown in Fig. 13.
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Fig. 13. Roll-back time in CP-FPGA and DFT-FPGA.
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Fig. 14. Flip-flop operations in CP-FPGA and DFT-FPGA.
6 CONCLUSION
We propose a data-ow tracking framework, DFT-FPGA, for non-volatile FPGA. It is a full High-Level-Synthesis based
framework targeting non-volatile FPGA that can online track and locate the physical location of intermediate data. By
parsing, storing, and retrieving certain area of FPGA SLICE, the proposed design can assist NV-FPGA in intermient
computing with minimum resource overhead. e proposed DFT-FPGA also shows good adaptability in dierent
benchmarks under various power conditions with beer resource utilization and less roll-back time.
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